View ASX340CS2C00SPED0-DRBR_8678653.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor features asx340cs_ds rev. f pub. 6/15 en 1 ?semiconductor components industries, llc 2015, 1/4-inch color cmos ntsc/pal digital image soc with overlay processor asx340cs datasheet, rev. f for the latest datasheet, please visit www.onsemi.com features ? low-power cmos image sensor with integrated image flow processor (ifp) and video encoder ? 1/4-inch optical format, vga resolution (640h x 480v) ? 2x upscaling zoom and pan control ? 40 additional columns and 36 additional rows to compensate for lens alignment tolerances ? option to use single 2.8v power supply with off-chip bypass transistor ? overlay generator for dynamic bitmap overlay ? integrated video encoder for ntsc/pal with overlay capability and 10-bit i-dac ? on-chip image flow processor performs sophisticated processing, such as color recovery and correction, sharpening, gamma, lens shading correction, on-the-fly defect correction, auto white balancing, and auto exposure ? auto black-level calibration ? 10-bit, on-chip analog-to-digital converter (adc) ? internal master clock generated by on-chip phase- locked loop (pll) ? two-wire serial programming interface ? interface to low-cost eeprom and flash through spi bus ? high-level host command interface ? stand-alone operation support ? comprehensive tool support for overlay generation and lens correction setup ? development system with devware applications ?surveillance and video camera ? door bell camera ? internet protocol (ip) camera key parameters are continued on next page. see ?new features? on page 3. see ?ordering information? on page 3 table 1: key parameters parameter typical value pixel size and type 5.6 ? m x 5.6 ? m active pinned- photodiode with high-sensitivity mode for low-light conditions sensor clear pixels 728h x 560v (includes vga active pixels, demosaic and lens alignment pixels) ntsc output 720h x 487v pal output 720h x 576v optical area (clear pixels) 4.077mm x 3.136mm optical format ?-inch frame rate 50/60 fields/sec sensor scan mode progressive scan color filter array rgb standard bayer chief ray angle (cra) 0 shutter type electronic rolling shutter (ers) automatic functions exposure, white balance, black level offset correction, flicker detection and avoidance, color saturation control, on the-fly defect correction, aperture correction programmable controls exposure, white balance, horizontal and vertical blanking, color, sharpness, gamma correction, lens shading correction, horizontal and vertical image flip, zoom, windowing, sampling rates, gpio control
asx340cs_ds rev. f pub. 6/15 en 2 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor applications table 2: key parameters (continued) parameter typical value overlay support utilizes spi interface to load overlay data from external flash/eeprom memory with the following features: ?available in analog output and bt656 digital output ?overlay size 360 x 480 pixel rendered into 720 x 480 (ntsc) or 720 x 576 (pal) ?up to four (4) overlays may be blended simultaneously ?selectable readout: rotating order user-selected ?dynamic scenes by loading pre-re ndered frames from external memory ?palette of 32 colors out of 64,000 ?8 colors per bitmap ?blend factor dynamically-programmable for smooth transitions ?fast update rate of up to 30 fps ?every bitmap object has independent x/y position ?statistic engine to calibrate optical alignment ?number generator windowing programmable to any size analog gain range 0.5C16x adc 10-bit, on-chip output interface analog composite video out, single-end ed or differential; 8-, 10-bit parallel digital output output data formats 1 digital: raw bayer 8-,10-bit, ccir656, 565rgb, 555rgb, 444rgb data rate parallel: 27 mb/s ntsc: 60 fields/sec pal: 50 fields/sec control interface two-wire i/f for register interface plus high-l evel command exchange. spi port to interface to external memory to load overlay data, re gister settings, or firmware extensions. input clock for pll 27 mhz spi clock frequencies 1.6875 C 18 mhz, programmable supply voltage analog: 2.8v 5% core: 1.8v 5% (2.8v5% power supply with off-chip bypass transistor generates a 1.70 - 1.95v core voltage supply, which is acceptable for performance.) io: 2.8v 5% power consumption analog output only full resolution at 60 fps: 236 mw digital output only full reso lution at 60 fps: 234 mw package 63-bga, 7.5 mm x 7.5 mm, 0.65 mm pin pitch ambient temperature operating: -30c to 70c storage: -50c to +150c dark current < 200e/s at 60c with a gain of 1 fixed pattern noise column < 2% row < 2% responsivity 16.5 v/lux-s at 550 nm signal to noise ratio (s/n) 46 db pixel dynamic range 74.8 db
asx340cs_ds rev. f pub. 6/15 en 3 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor new features new features ? automatic 50hz/60hz flicker detection ? 2x upscaling zoom and pan/tilt control ? independent control of colorburst parameters in the ntsc/pal encoder ? horizontal field of view adjustment betwee n 700 and 720 pixels on the analog output ? option to use single 2.8v power supp ly with off-chip bypass transistor ? spi eeprom support for lower cost system design. ordering information see the on semiconductor device nomenclature document (tnd310/d) for a full description of the naming convention used for image sensors. for reference documenta- tion, including information on evaluation kits, please visi t our web site at www.onsemi.com. table 3: available part numbers part number product description orderable product attribute description asx340cs2c00spead3-gevk vga 1/4" soc demo3 kit asx340cs2c00spead-gevk vga 1/4" soc demo kit asx340cs2c00speah3-gevb vga 1/4" soc head board asx340cs2c00speah-gevb vga 1/4" soc head board asx340cs2c00sped0-dpbr vga 1/4" soc dry pack with protective film, double side bbar glass ASX340CS2C00SPED0-DRBR vga 1/4" soc dry pack without protective film, double side bbar glass asx340cs2c00sped0-tpbr vga 1/4" soc tape & reel wi th protective film, double side bbar glass asx340cs2c00sped0-trbr vga 1/4" soc tape & reel without protective film, double side bbar glass asx340cs2c00spedd3-gevk vga 1/4" soc demo3 kit
asx340cs_ds rev. f pub. 6/15 en 4 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor table of contents table of contents features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1 applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1 new features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3 ordering information. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3 general description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7 architecture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7 pin descriptions and assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10 soc description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14 sensor pixel array . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16 system configuration and usage modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .24 multicamera support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25 external signal processing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26 slave two-wire serial interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .36 overlay capability. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .41 serial memory partition. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .42 overlay adjustment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .43 overlay character generator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .44 modes and timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .47 electrical specifications. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .60 spectral characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .71 package and die dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .72 revision history. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .73
asx340cs_ds rev. f pub. 6/15 en 5 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor list of figures list of figures figure 1: internal block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7 figure 2: system block diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8 figure 3: using a crystal instead of an external oscillator. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9 figure 4: sensor core block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14 figure 5: pixel array description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14 figure 6: image capture example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15 figure 7: pixel color pattern detail (top right corner) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16 figure 8: spatial illustration of image re adout. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17 figure 9: color pipeline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18 figure 10: color bars . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19 figure 11: gamma correction curve. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22 figure 12: multicamera system block diagra m . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25 figure 13: external signal processing bloc k diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26 figure 14: power-up sequence ? configuration options flow chart . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .28 figure 15: interface structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30 figure 16: host command process flow . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .31 figure 17: single read from random locati on . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .38 figure 18: single read from current location . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .38 figure 19: sequential read, start from rand om location . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .39 figure 20: sequential read, start from curre nt location . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .39 figure 21: single write to random location . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .39 figure 22: sequential write, start at rand om location . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .40 figure 23: overlay data flow. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .41 figure 24: memory partitioning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .42 figure 25: overlay calibration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .43 figure 26: internal block diagram overlay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .44 figure 27: example of character descriptor 0 stored in rom. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .45 figure 28: full character set for overlay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .46 figure 29: ccir656 8-bit parallel interfac e format for 525/60 (625/50) video systems . . . . . . . . . . . . . . . . . . . .47 figure 30: typical ccir656 vertic al blanking intervals for 525/60 video system. . . . . . . . . . . . . . . . . . . . . . . . . .48 figure 31: typical ccir656 vertic al blanking intervals for 625/50 video system. . . . . . . . . . . . . . . . . . . . . . . . . .49 figure 32: primary clock relationships . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .50 figure 33: typical i/o equivalent circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .52 figure 34: ntsc block . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .53 figure 35: serial interface. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .53 figure 36: digital output i/o timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .54 figure 37: slew rate timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .55 figure 38: configuration timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .56 figure 39: power up sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .57 figure 40: power down sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .58 figure 41: frame_sync to frame_valid/line_v alid. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .58 figure 42: reset to spi access delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .59 figure 43: reset to serial access delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .59 figure 44: reset to ae/awb image . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .59 figure 45: spi output timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .60 figure 46: video timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .66 figure 47: equivalent pulse . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .67 figure 48: v pulse . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .68 figure 49: two-wire serial bus timing parameters. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .69 figure 50: quantum efficiency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .71 figure 51: 63-ball ibga package outline dr awing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .72
asx340cs_ds rev. f pub. 6/15 en 6 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor list of tables list of tables table 1: key parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1 table 2: key parameters (continued). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2 table 3: available part numbers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3 table 4: pin descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10 table 5: pin assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12 table 6: reset/default state of interfaces. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12 table 7: eia color bars (ntsc) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19 table 8: ebu color bars (pal). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19 table 9: ntsc . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19 table 10: pal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20 table 11: ycbcr output data ordering. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23 table 12: rgb ordering in default mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23 table 13: 2-byte bayer format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23 table 14: system manager commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33 table 15: overlay host commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33 table 16: gpio host commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34 table 17: flash manager host commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34 table 18: sequencer host commands. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34 table 19: patch loader host commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34 table 20: miscellaneous host commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34 table 21: calibration stats host commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .35 table 22: two-wire interface id address switching . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .36 table 23: transfer time estimate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .42 table 24: character generator details. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .46 table 25: field, vertical blanking, eav, an d sav states 525/60 video system . . . . . . . . . . . . . . . . . . . . . . . . . . . .48 table 26: field, vertical blanking, eav, an d sav states for 625/50 video system . . . . . . . . . . . . . . . . . . . . . . . . . 49 table 27: output data ordering in d out rgb mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .51 table 28: output data ordering in sensor stand-alone mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .51 table 29: parallel digital output i/o timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .54 table 30: slew rate for pixclk and d out . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .55 table 31: configuration timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .56 table 32: power up sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .57 table 33: power down sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .58 table 34: frame_sync to frame_valid/line_val id parameters. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .58 table 35: reset_bar delay parameters. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .59 table 36: spi data setup and hold timing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .60 table 37: absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .61 table 38: electrical characteristics and oper ating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .61 table 39: video dac electrical characteristics?single-ended mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .62 table 40: video dac electrical characteristics?differential mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .62 table 41: digital i/o parameters. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .63 table 42: power consumption ? condition 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .64 table 43: power consumption ? condition 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .64 table 44: ntsc signal parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .65 table 45: video timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .66 table 46: equivalent pulse . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .67 table 47: v pulse . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .68 table 48: two-wire serial bus characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .69
asx340cs_ds rev. f pub. 6/15 en 7 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor general description general description the on semiconductor asx340cs is a vga-format, si ngle-chip cmos active-pixel digital image sensor for surveillance, door bell, and ip camera applications. it captures high-quality color images at vga resoluti on and outputs ntsc or pal interlaced composite video. the vga cmos image sensor features on semiconductor?s breakthrough low-noise imaging technology that achieves superior im age quality (based on signal-to-noise ratio and low-light sensitivity) while maintaining the inherent size, cost, low power, and inte- gration advantages of on semi conductor's advanced active pixel cmos process tech- nology. the asx340cs is a complete camera-on-a-chip. it incorporates sophisticated camera functions on-chip and is progra mmable through a simple two-wi re serial interface or by an attached spi eeprom or flash memory that contains setup information that may be loaded automatically at startup. the asx340cs performs sophisticated processing functions including color recovery, color correction, sharpening, programmable gamma correction, auto black reference clamping, auto exposure, 50h z/60hz flicker detection an d avoidance, lens shading correction, auto white balance (awb), and on-the-fly defect identification and correc- tion. the asx340cs outputs interlaced-s can images at 60 or 50 fields per second, supporting both ntsc and pal video formats. the image data can be output on one or two output ports: ? composite analog video (single-end ed and differential output support) ? parallel 8-, 10-bit digital architecture internal block diagram figure 1: internal block diagram image flow processor color & gamma correction color space conversion ed g e en h a n ce me n t camera control awb ae ? vga roi @ 60 frames per sec. 640 x 480 active array spi & 2w i/f interface spi 4 2 10 2. 8v 1.8v two-wire i/f overlay graphics generation videoencoder dac 8 ntsc / pal bt -656
asx340cs_ds rev. f pub. 6/15 en 8 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor architecture system block diagram the system block diagram will depend on th e application. the system block diagram in figure 2 shows all components; optional pe ripheral components are highlighted. control information will be received by a microcontroller through the automotive bus to communicate with the asx340cs through its tw o-wire serial bus. optional components will vary by application. figure 2: system block diagram spi serial data eeprom/flash 1kb - 16mb lp filter 27 mhz dac _pos c 2wire i/f composite video pal /ntsc extclk system bus 4.7k dac_ref dac _neg optional xtal 75 reset_bar frame _sync pixclk frame_valid line_valid ccir 656/ gpo d out _ lsb0, 1 d out [7:0 ] v dd (1.8v) v aa (2.8v) v aa _pix (2.8v) 2.8v v dd _io (2.8v) . v dd _pll (2.8v) . v dd _dac (2.8v) v reg _base
asx340cs_ds rev. f pub. 6/15 en 9 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor architecture crystal usage as an alternative to using an external osci llator, a fundamental 27 mhz crystal may be connected between extclk and xtal. two small loading capacitors of 10?22 pf of npo dielectric should be added as shown in figure 3. on semiconductor does not recommend using the crystal option for applications above 85 c. a crystal oscillator with temperature compensation is recommended. figure 3: using a crystal instead of an external oscillator note: value of load cap is xtal-dependent. xtal with small load cap is recommended. extclk xtal 18 pf - npo 27.000 mhz sensor 18 pf - npo
asx340cs_ds rev. f pub. 6/15 en 10 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor pin descriptions and assignments pin descriptions and assignments table 1: pin descriptions pin number pin name type description clock and reset a2 extclk input master input clock (27mhz): this ca n either be a square-wave generated from an oscillator (in which case the xtal input mu st be left unconnected) or connected directly to a crystal. b1 xtal output if extclk is connected to one pin of a crystal, this signal is connected to the other pin; otherwise this signal must be left unconnected. d2 reset_bar input asynchronous active-low reset: when asserted, the device will return all interfaces to their reset state. when released, the de vice will initiate the boot sequence. this signal has an internal pull-up resistor. e1 frame_sync input this input can be used to set the output timing of the asx340cs to a fixed point in the frame. the input buffer associated with this inpu t is permanently enabled. this signal must be connected to gnd if not used. register interface f1 sclk input these two signals implement serial communications protocol for access to the internal registers and variables. f2 s data input/output e2 s addr input this signal controls the device id that will respond to serial communication commands. two-wire serial interface device id selection: 0: 0x90 1: 0xba spi interface d4 spi_sclk output clock ou tput for interfacing to an externa l spi memory such as flash/eeprom. tri-state when reset_bar is asserted. e4 spi_sdi input data in from spi device. this signal has an internal pull-up resistor. h3 spi_sdo output data out to spi device. tri-state when reset_bar is asserted. h2 spi_cs_n output chip selects to spi device . tri-state when reset_bar is asserted. (parallel) pixel data output f7 frame_valid input/output pixel data from the asx340cs can be routed out on this interface and processed externally. to save power, these signals are driven to a constant logic level unless the parallel pixel data output or alternate (gpio) function is enabled for these pins. this interface is disabled by default. the slew rate of these outputs is programmable. these signals can also be used as general purpose input/outputs. g7 line_valid input/output e6 pixclk output f8, d6, d7, c6, c7, b6, b7, a6 d out [7:0] output b3 d out _lsb1 input/output when the sensor core is running in bypass mode, it will gene rate 10 bits of output data per pixel. these two pins make the two lsb of pixel data available externally. leave d out _lsb1 unconnected if not used. to save power, these signals are driven to a constant logic level unless the sensor core is running in bypass mode or the alternate function is enabled for these pi ns.the slew rate of these outputs is programmable. c2 d out _lsb0 input/output
asx340cs_ds rev. f pub. 6/15 en 11 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor pin descriptions and assignments composite video output f5 dac_pos output positive video dac output in differential mode. video dac output in single-ended mode. th is interface is enabled by default using ntsc/pal signalling. for applications where composite video output is not required, the video dac can be placed in a power-down state under software control. g5 dac_neg output negative video dac output in differential mode. a4 dac_ref output external reference resistor for the video dac. manufacturing test interface d3 tdi input jtag test pin (reserved for test mode) g2 tdo output jtag test pin (reserved for test mode) f3 tms input jtag test pin (reserved for test mode) c3 tck input jtag test pin (reserved for test mode) c4 trst_n input connect to gnd. g6 atest1 input analog test input. connect to gnd in normal operation. f6 atest2 input analog test input. connect to gnd in normal operation. gpio c1 gpio12 input/output dedicated general-purpose input/output pin. a3 gpio13 input/output dedicated general-purpose input/output pin. power g4 vreg_base supply voltage regulator control. leave floating if not used. a5, a7, d8, e7, g1, g3 v dd supply supply for v dd core: 1.8v nominal. can be connected to the output of the transistor of the off-chip bypass transist or or an external 1.8v power supply. b2, b8, c8, e3, e8, g8, h8 v dd _io supply supply for digital ios: 2.8v nominal. h5 v dd _dac supply supply for video dac: 2.8v nominal. a8 v dd _pll supply supply for pll: 2.8v nominal. b4, h6 v aa supply analog power: 2.8v nominal. h7 v aa _pix supply analog pixel array power: 2.8v nomina l. must be at same voltage potential as v aa . h4 reserved leave floating for normal operation. b5, c5, d1, d5, h1 d gnd supply digital ground. e5, f4 a gnd supply analog ground. table 1: pin descriptions (continued) pin number pin name type description
asx340cs_ds rev. f pub. 6/15 en 12 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor pin descriptions and assignments pin assignments pin 1 is not populated with a ball. that allows the device to be identified by an additional marking. table 2: pin assignments 1 2 3 4 5 6 7 8 aextclk gpio13 dac_ref v dd d out 0v dd v dd _pll bxtal v dd _io d out _lsb1 v aa gnd d out 2d out 1v dd _io cgpio12 d out _lsb0 tck trst_n gnd d out 4d out 3v dd _io dgnd reset_bar tdi spi_sclk gnd d out 6d out 5v dd eframe_sync s addr v dd _io spi_sdi a gnd pixclk v dd v dd _io fs clk s data tms a gnd dac_pos atest2 frame_valid d out 7 gv dd tdo v dd vreg_base dac_neg atest1 line_valid v dd _io h gnd spi_cs_n spi_sdo reserved v dd _dac v aa v aa _pix v dd _io table 3: reset/default state of interfaces name reset state default state notes extclk clock running or stopped clock running input xtal n/a n/a input reset_bar asserted de-asserted input s clk n/a n/a input. must always be driven to high via a pull-up resistor in the range of 1.5 to 4.7 k ? . s data high impedance high impedance input/output. must always be driven to high via a pull-up resistor in the range of 1.5 to 4.7 k ? . s addr n/a n/a input. must be permanently tied to v dd _io or gnd. spi_sclk high impedance. driven, logic 0 output. output enable is r0x0032[13]. spi_sdi internal pull-up enab led. internal pull-up enabled input. internal pull-up is permanently enabled. spi_sdo high impedance driven, logic 0 output enable is r0x0032[13]. spi_cs_n high impeda nce driven, logic 1 output enable is r0x0032[13]. frame_valid high impedance high impedance input/output. this interface disabled by default. input buffers (used for gpio function) powered down by default, so these pins can be left unconnected (floating). after reset, these pins are powered up, sampled, then powered down again as part of the auto- configuration mechanism. see note 2. line_valid
asx340cs_ds rev. f pub. 6/15 en 13 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor pin descriptions and assignments notes: 1. the reason for defining the default state as lo gic 0 rather than high impedance is this: when wired in a system (for example, on on semiconductor s demo boards), these outputs will be connected, and the inputs to which they are connected will want to see a valid logic level. no current drain should result from driving these to a valid logic le vel (unless there is a pull-up at the system level). 2. these pads have their input circuitry powered down, but they are not output-enabled. therefore, they can be left floating but they will not dr ive a valid logic level to an attached device. pixclk high impedance driven, logic 0 output. this interface disabled by default. see note 1. d out 7 d out 6 d out 5 d out 4 d out 3 d out 2 d out 1 d out 0 d out _lsb1 high impedance high impedance input/output. this interface disabled by default. input buffers (used for gpio function) powered down by default, so these pins can be left unconnected (floating). after reset, these pins are powered-up, sampled, then powered down again as part of the auto- configuration mechanism. d out _lsb0 high impedance high impedance dac_pos high impedance driven output. interface disabled by hardware reset and enabled by default when the device starts streaming. dac_neg dac_ref tdi internal pull-up enabled internal pull-up enabled input. internal pull-up me ans that this pin can be left unconnected (floating). tdo high impedance high impedance output. driven only during appropriate parts of the jtag shifter sequence. tms internal pull-up enabled internal pull-up enabled input. internal pull-up me ans that this pin can be left unconnected (floating). tck internal pull-up enabled internal pull-up enabled input. internal pull-up me ans that this pin can be left unconnected (floating). trst_n n/a n/a input. must always be driven to a valid logic level. must be driven to gnd for normal operation. frame_sync n/a n/a input. must always be driven to a valid logic level. must be driven to gnd if not used. gpio12 high impedance high impedance input/output. this interface disabled by default. input buffers (used for gpio function) powered down by default, so these pins can be left unconnected (floating). gpio13 high impedance high impedance input/output. this interface disabled by default. input buffers (used for gpio function) powered down by default, so these pins can be left unconnected (floating). atest1 n/a n/a must be driven to gnd for normal operation. atest2 n/a n/a must be driven to gnd for normal operation. table 3: reset/default state of interfaces (continued) name reset state default state notes
asx340cs_ds rev. f pub. 6/15 en 14 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor soc description soc description detailed architecture overview sensor core the sensor consists of a pixel array, an analog readout chain, a 10-bit adc with programmable gain and black offset, and timing an d control as illustrated in figure 4. figure 4: sensor core block diagram pixel array structure the sensor core pixel array is configured as 792 columns by 560 rows, as shown in figure 5. figure 5: pixel array description black rows used internally for automatic bl ack level adjustment are not addressed by default, but can be read out in raw ou tput mode through a register setting. there are 728 columns by 560 rows of optically-active pixels (that is, clear pixels) that include a pixel boundary around the vga (6 40 x 480) image to avoid boundary effects during color interpolation and correction. among the 728 columns by 560 rows of clear communication bus to ifp 10-bit data to ifp sync signals clock control register analog processing active pixel sensor (aps) array timing and control adc demosaic rows black columns demosaic rows demosaic columns demosaic columns active pixel array 640 x 480 (not to scale) pixel logical address = (791, 559) pixel logical address = (0, 0) lens alignment rows lens alignment rows lens alignment columns lens alignment columns (64, 0) (104, 36) (751, 523)
asx340cs_ds rev. f pub. 6/15 en 15 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor soc description pixels, there are 36 lens alignment rows on the top and bottom, and 40 lens alignment columns on the left and right; and there ar e 4 demosaic rows and 4 demosaic columns on each side. figure 6 illustrates the process of capturing the image. the original scene is flipped and mirrored by the sensor optics. sensor readou t starts at the lower right corner. the image is presented in true orientation by the output display. figure 6: image capture example scene (front view) optics image capture image rendering start readout row by row image sensor (rear view) start rasterization process of i ma g e gatherin g and im age displa y display (front view)
asx340cs_ds rev. f pub. 6/15 en 16 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor sensor pixel array sensor pixel array the active pixel array is 640 x 480 pixels. in addition, there are 72 rows and 80 columns for lens alignment and 8 rows and 8 columns for demosaic. figure 7: pixel color pattern detail (top right corner) output data format the sensor core image data are read out in progressive scan order. valid image data are surrounded by horizontal and vert ical blanking, shown in figure 8. for ntsc output, the horizontal size is stretc hed from 640 to 720 pixels. the vertical size is 243 pixels per field; 240 imag e pixels and 3 dark pixels that are located at the bottom of the image field. for pal output, the horizontal size is also st retched from 640 to 720 pixels. the vertical size is 288 pixels per field. black pixels column readout direction . . . ... row readout direction r g r g b g first lens alignment pixel (64, 0) r g r g b g r g r g b g g b g g r g b g b g r g b g b g r g b g b b g b
asx340cs_ds rev. f pub. 6/15 en 17 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor sensor pixel array figure 8: spatial illustration of image readout p 0,0 p 0,1 p 0,2 .....................................p 0,n-1 p 0,n p 2,0 p 2,1 p 2,2 .....................................p 2,n-1 p 2,n 00 00 00 .................. 00 00 00 00 00 00 .................. 00 00 00 p m-2,0 p m-2,1 .....................................p m-2,n-1 p m-2,n p m,0 p m,1 .....................................p m,n-1 p m,n 00 00 00 .................. 00 00 00 00 00 00 .................. 00 00 00 00 00 00 .................. 00 00 00 00 00 00 .................. 00 00 00 00 00 00 .................. 00 00 00 00 00 00 .................. 00 00 00 00 00 00 ..................................... 00 00 00 00 00 00 ..................................... 00 00 00 00 00 00 ..................................... 00 00 00 00 00 00 ..................................... 00 00 00 valid image odd field horizontal blanking vertical even blanking vertical/horizontal blanking p 1,0 p 1,1 p 1,2 .....................................p 1,n-1 p 1,n p 3,0 p 3,1 p 3,2 .....................................p 3,n-1 p 3,n 00 00 00 .................. 00 00 00 00 00 00 .................. 00 00 00 p m-1,0 p m-1,1 .....................................p m-1,n-1 p m-1,n p m+1,0 p m+1,1 ..................................p m+1,n-1 p m+1,n 00 00 00 .................. 00 00 00 00 00 00 .................. 00 00 00 00 00 00 .................. 00 00 00 00 00 00 .................. 00 00 00 00 00 00 .................. 00 00 00 00 00 00 .................. 00 00 00 00 00 00 ..................................... 00 00 00 00 00 00 ..................................... 00 00 00 00 00 00 ..................................... 00 00 00 00 00 00 ..................................... 00 00 00 valid image even field horizontal blanking vertical odd blanking vertical/horizontal blanking
asx340cs_ds rev. f pub. 6/15 en 18 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor sensor pixel array image flow processor image and color processing in the asx3 40cs are implemented as an image flow processor (ifp) coded in hardware logic. during normal operation, the embedded microcontrolle r will automatically adjust the oper ation parameters. the ifp is broken down into different sections, as outlined in figure 9. figure 9: color pipeline test pattern generator black level subtraction color correction aperture correction gamma correction (12-to-8 lookup) statistics engine color kill output formatting yuv to rgb raw data 10/12-bit rgb raw 10 8-bit rgb 8-bit yuv parallel output output interface rgb to yuv digital gain control lens shading correction defect correction, noise reduction, color interpolation mux ifp parallel output mux pixel array adc analog output mux ntsc/pal overlay control
asx340cs_ds rev. f pub. 6/15 en 19 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor sensor pixel array test patterns during normal operation of the asx340cs, a stream of raw image data from the sensor core is continuously fed into the color pipeline. for test purposes, this stream can be replaced with a fixed image generated by a special test module in the pipeline. the module provides a selection of test patterns sufficient for basic testing of the pipeline. ntsc/pal test pattern generation there is a built-in standard eia (ntsc) and ebu (pal) color bars to support hue and color saturation characterization. each patt ern consists of seven color bars (white, yellow, cyan, green, magenta, red, and blue). the y, cb and cr values for each bar are detailed in tables 4 and 5. figure 10: color bars ccir-656 format the color bar data is encoded in 656 data streams. the duration of the blanking and active video periods of the generated 656 data are summarized in tables 6 and 7. table 4: eia color bars (ntsc) nominal range white yellow cyan green magenta red blue y 16 to 235 180 162 131 112 84 65 35 cb 16 to 240 128 44 156 72 184 100 212 cr 16 to 240 128 142 44 58 198 212 114 table 5: ebu color bars (pal) nominal range white yellow cyan green magenta red blue y 16 to 235 235 162 131 112 84 65 35 cb 16 to 240 128 44 156 72 184 100 212 cr 16 to 240 128 142 44 58 198 212 114 table 6: ntsc line numbers field description 1-3 2 blanking 4-19 1 blanking
asx340cs_ds rev. f pub. 6/15 en 20 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor sensor pixel array black level subtract ion and digital gain image stream processing starts with black level subtraction and multiplication of all pixel values by a programmable digital gain. both operations can be independently set to separate values for each color channe l (r, gr., gb, b). independent color channel digital gain can be adjusted with registers. independent color channel black level adjust- ments can also be made. if the black level su btraction produces a negative result for a particular pixel, the value of this pixel is set to 0. positional gain adjustments (pga) lenses tend to produce images whose bright ness is significantly attenuated near the edges. there are also other factors causing fixed pattern signal gradients in images captured by image sensors. the cumulative result of all these factors is known as image shading. the asx340cs has an embedded shading correction module that can be programmed to counter the shading effects on each individual r, gb, gr., and b color signal. the correction function the correction functions can then be appl ied to each pixel value to equalize the response across the image as follows: (eq 1) where p is the pixel values and f is the color dependent correction functions for each color channel. 20-263 1 active video 264-265 1 blanking 266-282 2 blanking 283-525 2 active video table 7: pal line numbers field description 1-22 1 blanking 23-310 1 active video 311-312 1 blanking 313-335 2 blanking 336-623 2 active video 624-625 2 blanking table 6: ntsc (continued) line numbers field description p corrected (row,col)=p sensor (row,col)*f(row,col)
asx340cs_ds rev. f pub. 6/15 en 21 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor sensor pixel array color interpolation in the raw data stream fed by the sensor core to the ifp, each pixel is represented by a 10-bit integer number, which can be considered proportional to the pixel's response to a one-color light stimulus, red, green, or blue , depending on the pixel's position under the color filter array. initial data processing step s, up to and including the defect correction, preserve the one-color-per-pixel nature of th e data stream, but after the defect correc- tion it must be converted to a three-colors -per-pixel stream appropriate for standard color processing. the conversion is done by an edge-sensitive color interpolation module. the module pads the incomplete color information available for each pixel with information extracted from an appropri ate set of neighboring pixels. the algorithm used to select this set and extract the in formation seeks the best compromise between preserving edges and filtering out high frequency noise in flat field areas. the edge threshold can be set th rough register settings. color correction and aperture correction to achieve good color fidelity of the ifp outp ut, interpolated rgb values of all pixels are subjected to color correction. the ifp multiplies each vector of three pixel colors by a 3 x 3 color correction matrix. the three components of the resulting color vector are all sums of three 10-bit numbers. since such sums can have up to 12 significant bits, the bit width of the image data stream is widened to 12 bits per color (36 bits per pixel). the color correction matrix can be either programmed by the user or automatically selected by the auto white balance (awb) algorithm implemented in the ifp. color correction should ideally produce output colors that ar e corrected for the spectral sensitivity and color crosstalk characteristics of the imag e sensor. the optimal values of the color correction matrix elements depend on those sensor characteristics and on the spectrum of light incident on the sensor. the color co rrection variables can be adjusted through register settings. to increase image sharpness, a programmable 2d aperture correction (sharpening filter) is applied to color-corrected image data. the gain and threshold for 2d correction can be defined through register settings.
asx340cs_ds rev. f pub. 6/15 en 22 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor sensor pixel array gamma correction the asx340cs includes a block for gamma correc tion that can adjust its shape based on brightness to enhance the performance under certain lighting conditions. two custom gamma correction tables may be uploaded corresponding to a brighter lighting condi- tion and a darker lighting condition. at power-up, the ifp loads the two tables with default values. the final gamma correction table used depends on the brightness of the scene and takes the form of an inte rpolated version of the two tables. the gamma correction curve (as shown in figure 11) is implemented as a piecewise linear function with 19 knee points, taking 12-bit arguments and mapping them to 8-bit output. the abscissas of the knee points are fixed at 0, 64, 128, 256, 512, 768, 1024, 1280, 1536, 1792, 2048, 2304, 2560, 2816, 3072, 3328, 3584, 3840, and 4096. the 8-bit ordinates are programmable through registers. figure 11: gamma correction curve rgb to yuv conversion for further processing, the data is converted from rgb color space to yuv color space. color kill to remove high-or low-light color artifacts, a color kill circuit is included. it affects only pixels whose luminance exceeds a certain preprogrammed threshold. the u and v values of those pixels are attenuated proporti onally to the difference between their lumi- nance and the threshold. yuv color filter as an optional processing st ep, noise suppression by one-dimensional low-pass filtering of y and/or uv signals is possible. a 3- or 5-tap filter can be selected for each signal.
asx340cs_ds rev. f pub. 6/15 en 23 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor sensor pixel array yuv-to-rgb/yuv conversion and output formatting the yuv data stream emerging from the colorpipe can either exit the color pipeline as-is or be converted before exit to an alternative yuv or rgb data format. output format and timing yuv/rgb data ordering the asx340cs supports swapping ycbcr mode, as illustrated in table 8. the rgb output data ordering in default mode is shown in table 9. the odd and even bytes are swapped when luma/chroma swap is enabled. r and b channels are bit-wise swapped when chroma swap is enabled. uncompressed 10-bit bypass output raw 10-bit bayer data from the sensor core ca n be output in bypass mode in two ways: ? using 8 data output signals (d out [7:0]) and gpio[1:0]. the gpio signals are the least significant 2 bits of data. ? using only 8 signals (d out [7:0]) and a special 8 + 2 data format, shown in table 10. readout formats progressive format is used for raw bayer output. table 8: ycbcr output data ordering mode data sequence default (no swap) cb i y i cr i y i+1 swapped cbcr cr i y i cb i y i+1 swapped yc y i cb i y i+1 cr i swapped cbcr, yc y i cr i y i+1 cb i table 9: rgb ordering in default mode mode (swap disabled) byte d 7 d 6 d 5 d 4 d 3 d 2 d 1 d 0 565rgb odd r 7 r 6 r 5 r 4 r 3 g 7 g 6 g 5 even g 4 g 3 g 2 b 7 b 6 b 5 b 4 b 3 555rgb odd 0 r 7 r 6 r 5 r 4 r 3 g 7 g 6 even g 5 g 4 g 3 b 7 b 6 b 5 b 4 b 3 444xrgb odd r 7 r 6 r 5 r 4 g 7 g 6 g 5 g 4 even b 7 b 6 b 5 b 4 0 0 0 0 x444rgb odd 0 0 0 0 r 7 r 6 r 5 r 4 even g 7 g 6 g 5 g 4 b 7 b 6 b 5 b 4 table 10: 2-byte bayer format byte bits used bit sequence odd bytes 8 data bits d 9 d 8 d 7 d 6 d 5 d 4 d 3 d 2 even bytes 2 data bits + 6 unused bits 0 0 0 0 0 0 d 1 d 0
asx340cs_ds rev. f pub. 6/15 en 24 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor system configuration and usage modes output formats itu-r bt.656 and rgb output theasx340cs can output processed video as a standard itu-r bt.656 (ccir656) stream, an rgb stream, or as unprocessed ba yer data. the itu-r bt.656 stream contains ycbcr 4:2:2 data with embedded synchronization codes. this output is typically suitable for subsequent display by standard vi deo equipment or jpeg/mpeg compression. colorpipe data (pre-lens correction and overlay) can also be output in ycbcr 4:2:2 and a variety of rgb formats in 640 by 480 progressive format in conjunction with line_valid and frame_valid. the asx340cs can be configured to output 16-bit rgb (565rgb), 15-bit rgb (555rgb), and two types of 12-bit rgb (444rgb). refer to table 24 and table 25 on page 45 for details. bayer output unprocessed bayer data are generated when bypassing the ifp completely?that is, by simply outputting the sensor bayer stream as usual, using frame_valid, line_valid, and pixclk to time the data. this mo de is called sensor bypass mode. output ports composite video output the composite video output dac is external -resistor-programmable and supports both single-ended and diffe rential output. the dac is driven by the on-chip video encoder output. parallel output parallel output uses either 8-bit or 10-bit output. eight-bit output is used for itu-r bt.656 and rgb output. ten-bit output is used for raw bayer output. zoom support the asx340cs supports zoom x1 and x2 mode s, in interlaced and progressive scan modes. the progressive support is limited to the vga at either 60 fps or 50 fps. in the zoom x2 modes, the sensor is config ured for qvga (320 x 240), and the zoom x2 window can be configured to pan around the vga window. fov stretch support the asx340cs supports the ability to control the active 'width' of the tv output line, between 692 and 720 pixels. the hardware supports two margins, each a maximum of 14 pixels width, and has to be an even number of pixels. system configuration and usage modes how a camera based on the asx340cs will be configured depends on what features are used. there are essentially three configuration modes for asx340cs: auto-config mode, flash-config mode, and host-config mode. refer to system configuration and usage modes in the developer guide document for details.
asx340cs_ds rev. f pub. 6/15 en 25 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor multicamera support multicamera support two or more asx340cs sensors may be sy nchronized to a frame by asserting the frame_sync signal. at that point, the se nsor and video encoder will reset without affecting any register settings. the asx340cs may be triggered to be synchronized with another asx340cs or an external event. figure 12: multicamera system block diagram decoder/dsp camera 1 camera 2 cvbs cvbs system bus c asx340 asx340 f_sync osc dual camera 1 f_sync
asx340cs_ds rev. f pub. 6/15 en 26 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor external signal processing external signal processing an external signal processor can take data from itu656 or raw bayer output format and post-process or compress the data in various formats. figure 13: external signal processing block diagram spi serial eeprom/flash 1kb to 16mb 27 mhz video_p cvbs pal/ntsc extclk video_n d out [7:0] pixclk signal processor
asx340cs_ds rev. f pub. 6/15 en 27 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor external signal processing device configuration after power is applied and the device is out of reset by de-asserting the reset_bar pin, it will enter a boot sequence to configure its operating mode. there are essentially three three configuration modes: flash/eeprom conf ig, auto config, and host config. figure 14: ?power-up sequence ? configuration options flow chart,? on page 22 contains more details on the configuration options. the soc firmware supports a system configurat ion phase at start-up. this consists of five modes of execution: 1. flash detection 2. flash-config 3. auto-config 4. host-config 5. change-config (commences streaming - co mpletes the system configuration mode). the system configuration phase is entered immediately after the firmware initializes following soc power-up or reset. by default, the firmware first enters the flash detec- tion mode. the flash detection mode atte mpts to detect the presence of an spi flash or eeprom device: ? if no device is detected, the firmware then samples the spi_sdi pin state to determine the next mode: ? if spi_sdi == 0 then it enters the host-config mode. ? if spi_sdi == 1 then it enters the auto-config mode. ? if a device is detected, the firmware switches to the flash-config mode. in the flash-config phase, the firmware in terrogates the device to determine if it contains valid configuration records: ? if no records are detected, then the firmware enters the auto-config mode. ? if records are detected, the firmware processes them. by default, when all flash records are processed the firmware switches to the host-config mode. however, the records encoded into the flash can optionally be used to instruct the firmware to proceed to one of the other mo de (auto-config/change-config). the auto-config mode uses the frame_valid, line_value, d out t_lsb0 and d out - t_lsb1 pins to configure the operation of the device, such as video format and pedestal (refer to the developer guide for more details). after auto-config completes the firm- ware switches to the change-config mode. in the host-config mode, the firmware perf orms no configuration, and remains idle waiting for configuration and commands from the host. the system configuration phase is effectively complete and the soc will take no actions until the host issues commands. in the change-config mode, the firmware pe rforms a 'change-config' operation. this applies the current configuration settings to the soc, and commences streaming. this completes the system configuration phase.
asx340cs_ds rev. f pub. 6/15 en 28 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor external signal processing power sequence in power-up, the core voltage (1.8v) must tr ail the io (2.8v) by a positive number. all 2.8v rails can be turned on at the same time or follow the power-up sequence in figure 39: ?power up sequence,? on page 51. in power down, the sequence is reversed. the core voltage (1.8v) must be turned off before any 2.8v. refer to figure 40: ?power down sequence,? on page 52 for details. figure 14: power-up sequence C configuration options flow chart dout _lsb 0 power up / reset auto configuration : frame _ valid line_valid spi _sdi = 0? wait for host command wait for host command parse eeprom/flash content wait for host command yes no disable auto-config host config dout _lsb 1 eeprom/flash contents valid? eeprom/flash device present? no change config (default) : (optional) auto-config change-config auto-config change-config no yes
asx340cs_ds rev. f pub. 6/15 en 29 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor external signal processing supported nvm devices the asx340cs supports a variety of spi nvm devices. refer to flash/eeprom program- ming section in developer guide document for details.
asx340cs_ds rev. f pub. 6/15 en 30 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor external signal processing host command interface on semiconductor?s sensors and socs contain numerous registers that are accessed through a two-wire interface with speeds up to 400 khz. the asx340cs in addition to writing or reading straight to/from registers or firmware variables, has a mechanism to write higher level commands, the host command inter- face (hci). once a command has been written th rough the hci, it will be executed by on chip firmware and the results are reported back. in general, registers shall not be accessed with the exception of registers that are marked for ?user access.? eeprom or flash memory is also availabl e to store commands for later execution. under dma control, a command is written into the soc and executed. for a complete spec on host commands, refer to the asx340cs host command interface specification. figure 15: interface structure host command to fw response from fw 15 0 bit 1 0 command register addr 0x40 addr 0xfc00 addr 0xfc0e addr 0xfc02 addr 0xfc04 addr 0xfc06 addr 0xfc08 addr 0xfc0a addr 0xfc0c 14 door bell 15 0 bit parameter 0 parameter 7 cmd_handler_params_pool_0 cmd_handler_params_pool_1 cmd_handler_params_pool_2 cmd_handler_params_pool_3 cmd_handler_params_pool_4 cmd_handler_params_pool_5 cmd_handler_params_pool_6 cmd_handler_params_pool_7
asx340cs_ds rev. f pub. 6/15 en 31 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor external signal processing host command process flow figure 16: host command process flow read command re g ister doorbell bit clear ? no command has parameters ? ye s write parameters to pa ra me te r po o l ye s write command to command register no issu e command h o st co u ld in se rt a n optional delay here host could insert an optional delay here wait for a response? r e a d c o mma n d re g iste r doorbell bit cle a r ? ye s no command h a s response parameters ? ye s read response parameters from pa ra me te r po o l ye s at this point command register contains response code done no no
asx340cs_ds rev. f pub. 6/15 en 32 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor external signal processing command flow the host issues a command by writing (through a two-wire interface bus) to the command register. all commands are encode d with bit 15 set, which automatically generates the host command (doorbell ) interrupt to the microprocessor. assuming initial conditions, the host first wr ites the command parameters (if any) to the parameters pool (in the command handler's lo gical page), then writes the command to command register. the soc firmware interrupt handler then signals the command handler task to process the command. if the host wishes to determine the outcome of the command, it must poll the command register waiting for the doorbell bit to be cleared. this indicates that the firmware completed processing the command. when the doorbell bit is cleared, the contents of the command register indicate the command's result status. if the command generated response parameters, the host can now re trieve these from the parameters pool. note: the host must not write to the parameters pool, nor issue another command, until the previous command completes. this is true even if the host does not care about the result of the previous command. therefore, the host must always poll the command register to determine the state of the doorbell bit, and ensure the bit is cleared before issuing a command. for a complete command list and further in formation consult the host command inter- face specification. an example of how (using devware) a command may be initiated in the form of a ?preset? follows. issue the sysmgr_set_state command all devware presets supplied by on semiconductor poll and test the doorbell bit after issuing the command. therefore there is no need to check if the doorbell bit is clear before issuing the next command. # set the desired next state in the parameters pool(sys_state_enter_con- fig_change) reg= 0xfc00, 0x2800 // cmd_handler_params_pool_0 # issue the hc_sysmgr_set_state command reg= 0x0040, 0x8100 // command_register # wait for the fw to complete the command (clear the doorbell bit) poll_field= command_register, doorbell,!=0, delay=10, timeout=100 # check the command was successful error_if= command_register, host_command,!=0, "set state command failed",
asx340cs_ds rev. f pub. 6/15 en 33 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor external signal processing summary of host commands table 11 on page 27 through table 18 on page 29 show summaries of the host commands. the commands are divided into the following sections: ? system manager ?overlay ?gpio ? flash manager ? sequencer ? patch loader ?miscellaneous ? calibration stats following is a summary of the host interface commands. the description gives a quick orientation. the ?type? column shows if it is an asynchronous or synchronous command. for a complete list of all comman ds including parameters, consult the host command interface specification document. table 11: system manager commands system manager host command value type description set state 0x8100 synchronous reques t the system enter a new state get state 0x8101 synchronous get the current state of the system table 12: overlay host commands overlay host command value type description enable overlay 0x8200 synchronous enable or disable the overlay subsystem get overlay state 0x8201 synchronous retrieve the state of the overlay subsystem set calibration 0x8202 synchronous set the calibration offset set bitmap property 0x8203 synchronous set a property of a bitmap get bitmap property 0x8204 synchronous get a property of a bitmap set string property 0x8205 synchronous set a property of a character string load buffer 0x8206 asynchronous load an overlay buffer with a bitmap (from flash) load status 0x8207 synchronous retrieve status of an active load buffer operation write buffer 0x8208 synchronous write directly to an overlay buffer read buffer 0x8209 synchronous read directly from an overlay buffer enable layer 0x820a synchronous enable or disable an overlay layer get layer status 0x820b synchronous retrieve the status of an overlay layer set string 0x820c synchronous set the character string get string 0x820d synchronous get the current character string load string 0x820e asynchronous load a character string (from flash)
asx340cs_ds rev. f pub. 6/15 en 34 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor external signal processing table 13: gpio host commands gpio host command value type description set gpio property 0x8400 synchronous set a property of one or more gpio pins get gpio property 0x8401 synchronous retrieve a property of a gpio pin set gpo state 0x8402 synchronous set the state of a gpo pin or pins get gpio state 0x8403 synchronous ge t the state of a gpi pin or pins set gpi association 0x8404 synchronous associate a gpi pin state with a command sequence stored in spi flash get gpi association 0x8405 synchronous retrieve an gpio pin association table 14: flash manager host commands flash manager host command value type description get lock 0x8500 asynchronous request the flash manager access lock lock status 0x8501 synchronous retrieve th e status of the access lock request release lock 0x8502 synchronous release the flash manager access lock config 0x8503 synchronous configure the flash manager and underlying spi flash subsystem read 0x8504 asynchronous read data from the spi flash write 0x8505 asynchronous write data to the spi flash erase block 0x8506 asynchronous erase a block of data from the spi flash erase device 0x8507 asynchrono us erase the spi flash device query device 0x8508 asynchronous query device-specific information status 0x8509 synchronous obtain status of current asynchronous operation config device 0x850a synchronous confi gure the attached spi nvm device table 15: sequencer host commands sequencer host command value type description refresh 0x8606 synchronous refresh the automati c image processing algorithm configuration refresh status 0x8607 synchronous retrieve the status of the last refresh operation table 16: patch loader host commands patch loader host command value type description load patch 0x8700 asynchronous load a patch from spi flash and automatically apply status 0x8701 synchronous get stat us of an active load patch or apply patch request apply patch 0x8702 asynchronous apply a pa tch (already located in patch ram) reserve ram 0x8706 synchronous reserve ram to contain a patch table 17: miscellaneous host commands miscellaneous host command value type description invoke command seq 0x8900 synchronous invoke a sequence of commands stored in nvm config command seq processor 0x8901 synchrono us configures the command sequencer processor wait for event 0x8902 synchronous wait for a system event to be signalled
asx340cs_ds rev. f pub. 6/15 en 35 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor external signal processing table 18: calibration stats host commands calibration stats host command value type description control 0x8b00 asynchronous start statistics gathering read 0x8b01 synchronous read the results back
asx340cs_ds rev. f pub. 6/15 en 36 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor slave two-wire serial interface slave two-wire serial interface the two-wire serial interface bus enables read /write access to control and status regis- ters within the asx340cs. this interface is de signed to be compatible with the mipi alli- ance standard for camera serial interfac e 2 (csi-2) 1.0, which uses the electrical characteristics and transfer protocols of th e two-wire serial interface specification. the interface protocol uses a master/slave model in which a master controls one or more slave devices. the sensor acts as a slave device. the master generates a clock (sclk) that is an input to the sens or and used to synchronize transfers. data is transferred between the master an d the slave on a bidirectional signal (s data ). s data is pulled up to v dd _io off-chip by a pull-up resistor in the range of 1.5 to 4.7k ? resistor. protocol data transfers on the two-wire serial interf ace bus are performed by a sequence of low- level protocol elements, as follows: ? a start or restart condition ? a slave address/data direction byte ? a 16-bit register address ? an acknowledge or a no-acknowledge bit ?data bytes ? a stop condition the bus is idle when both sclk and s data are high. control of the bus is initiated with a start condition, and the bus is released with a stop condition. only the master can gen- erate the start and stop conditions. the s addr pin is used to select between two different addresses in case of conflict with another device. if s addr is low, the slave address is 0x90; if s addr is high, the slave address is 0xba. see table 19. start condition a start condition is defined as a high-to-low transition on s data while sclk is high. at the end of a transfer, the master can generate a start condition without previously generating a stop cond ition; this is known as a ?repeated start? or ?restart? condition. data transfer data is transferred serially, 8 bits at a time, with the msb transmitted first. each byte of data is followed by an acknowledge bit or a no-acknowledge bit. this data transfer mechanism is used for the slave address/da ta direction byte and for message bytes. one data bit is transferred during each sclk clock period. s data can change when sclk is low and must be stable while sclk is high. table 19: two-wire interface id address switching s addr two-wire interface address id 00x90 10xba
asx340cs_ds rev. f pub. 6/15 en 37 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor slave two-wire serial interface slave address/data direction byte bits [7:1] of this byte represent the device slave address and bit [0] indicates the data transfer direction. a ?0? in bit [0] indicates a write, and a ?1? indicates a read. the default slave addresses used by the asx340cs are 0x90 (write address) and 0x91 (read address). alternate slave addresses of 0xba (write address) and 0xbb (read address) can be selected by asserting the s addr input signal. message byte message bytes are used for sending register addresses and register write data to the slave device and for retrieving register read data. the protocol used is outside the scope of the two-wire serial interface specification. acknowledge bit each 8-bit data transfer is followed by an acknowledge bit or a no-acknowledge bit in the sclk clock period following the data transfer . the transmitter (which is the master when writing, or the slave when reading) releases s data . the receiver indicates an acknowl- edge bit by driving s data low. as for data transfers, s data can change when sclk is low and must be stable while sclk is high. no-acknowledge bit the no-acknowledge bit is generated when the receiver does not drive s data low during the sclk clock period following a data transf er. a no-acknowledge bit is used to termi- nate a read sequence. stop condition a stop condition is defined as a low-to-high transition on s data while sclk is high.
asx340cs_ds rev. f pub. 6/15 en 38 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor slave two-wire serial interface typical operation a typical read or write sequence begins by the master generating a start condition on the bus. after the start condition, the master sends the 8-bit slave address/data direction byte. the last bit indicates whether the requ est is for a read or a write, where a ?0? indicates a write and a ?1? indicates a read. if the address matches the address of the slave device, the slave device acknowledges receipt of the address by generating an acknowledge bit on the bus. if the request was a write, the master then tr ansfers the 16-bit register address to which a write will take place. this transfer take s place as two 8-bit sequences and the slave sends an acknowledge bit after each sequen ce to indicate that the byte has been received. the master will then transfer the 16-bit data, as two 8-bit sequences and the slave sends an acknowledge bit after each sequ ence to indicate that the byte has been received. the master stops writing by generat ing a (re)start or stop condition. if the request was a read, the master sends the 8-bi t write slave address/data direction byte and 16-bit register address, just as in the write request. the master then generates a (re)start condition and the 8-bit read slave address/data direction byte, and clocks out the register data, 8 bits at a time. the mast er generates an acknowledge bit after each 8-bit transfer. the data transfer is stopped when the master sends a no-acknowledge bit. single read from random location figure 17 shows the typical read cycle of th e host to the asx340cs. the first two bytes sent by the host are an internal 16-bit register address. the following 2-byte read cycle sends the contents of the registers to host. figure 17: single read from random location single read from current location figure 18 shows the single read cycle without writing the address. the internal address will use the previous address value written to the register. figure 18: single read from current location s = start condition p = stop condition sr = restart condition a = acknowledge a = no-acknowledge slave to master master to slave slave address 0 s a reg address[15:8] a reg address[7:0] slave address a a 1 sr read data [15:8] p previous reg address, n reg address, m m+1 a read data [7:0] a slave address 1 s a read data [15:8] slave address a 1 s p read data [15:8] p previous reg address, n reg address, n+1 n+2 a a read data [7:0] a read data [7:0] a
asx340cs_ds rev. f pub. 6/15 en 39 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor slave two-wire serial interface sequential read, start from random location this sequence (figure 19) starts in the same way as the single read from random loca- tion (figure 17 on page 32). instead of gener ating a no-acknowledge bit after the first byte of data has been transferred, the master generates an acknowledge bit and continues to perform byte reads until ?l? bytes have been read. figure 19: sequential read, start from random location sequential read, start from current location this sequence (figure 20) starts in the same way as the single read from current loca- tion (figure 18). instead of generating a no-a cknowledge bit after the first byte of data has been transferred, the master genera tes an acknowledge bit and continues to perform byte reads until ?l? bytes have been read. figure 20: sequential read, start from current location single write to random location figure 21 shows the typical write cycle from the host to the asx340cs.the first 2 bytes indicate a 16-bit address of the internal registers with most-significant byte first. the following 2 bytes indicate the 16-bit data. figure 21: single write to random location read data (15:8) a a read data (15:8) a read data (7:0) a slave address 0 s sr a reg address[15:8] a reg address[7:0] a read data slave address previous reg address, n reg address, m m+1 m+2 m+1 m+3 a 1 m+l-2 m+l-1 m+l a p a read data (15:8) a read data (7:0) a read data (15:8) a read data (7:0) a read data (7:0) a read data read data previous reg addr ess, n n+1 n+2 n+l-1 n+l a read data slave address a a 1 a s p read data (15:8) a read data (7:0) a read data (15:8) a read data (7:0) a read data (15:8) a read data (7:0) a read data read data (15:8) a read data (7:0) slave address 0 s a reg add ress[15:8] a reg add ress[7:0] a p previous reg address, n reg addr ess, m m+1 a a wri te data
asx340cs_ds rev. f pub. 6/15 en 40 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor slave two-wire serial interface sequential write, start at random location this sequence (figure 22) starts in the same way as the single write to random location (figure 21). instead of generating a no-acknowledge bit after the first byte of data has been transferred, the master generates an acknowledge bit and continues to perform byte writes until ?l? bytes have been writte n. the write is terminated by the master generating a st op condition. figure 22: sequential write, start at random location slave address 0 s a reg address[15:8] write data a reg address[7:0] a write data previous reg address, n reg address, m m+1 m+2 m+1 m+3 a aa write data write data m+l-2 m+l-1 m+l a a p write data (15:8) write data (7:0) write data (15:8) a write data (7:0) a a a a write data a write data (15:8) a write data (7:0) a write data write data (15:8) a write data (7:0)
asx340cs_ds rev. f pub. 6/15 en 41 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor overlay capability overlay capability figure 23 highlights the graphical overlay data flow of theasx340cs. the images are separated to fit into 2kb blocks of memory after compression. ? up to four overlays may be blended simultaneously ? overlay size 360 x 480 pixels re ndered into a display area of 720 x 480 pixels (ntsc) or 720 x 576 (pal) ? selectable readout: rotating order is user programmable ? dynamic movement through predefined overlay images ? palette of 32 colors out of 6 4,000 with eight colors per bitmap ? blend factors may be changed dynami cally to achieve smooth transitions the host commands allow a bitmap to be written piecemeal to a memory buffer through the i 2 c, and also through dma direct from spi flash memory. multiple encoding passes may be required to fit an image into a 2kb block of memory; alternatively, the image can be divided into two or more blocks to make the image fit. every graphic image may be positioned in an x/y direction and overlap with other graphic images. the host may load an image at any time. un der control of dma assist, data are trans- ferred to the off-screen buffer in compressed form. this assures that no display data are corrupted during the replenishment of the four active overlay buffers. figure 23: overlay data flow note: these images are not actually rendered, but show conceptual objects and object blending. off-screen buffer overlay buffers: 2kb each decompress blend and overlay flash bitmaps - compressed
asx340cs_ds rev. f pub. 6/15 en 42 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor serial memory partition serial memory partition the contents of the flash/eeprom memory pa rtition logically into three blocks (see figure 24): ? memory for overlay data and descriptors ? memory for register settings, wh ich may be loaded at boot-up ? firmware extensions or software patches; in addition to the on-chip firmware, exten- sions reside in this block of memory these blocks are not necessarily contiguous. figure 24: memory partitioning external memory speed requirement for a 2kb block of overlay to be transferred within a frame time to achieve maximum update rate, the serial memory has to be a certain speed. table 20: transfer time estimate frame time spi clock transfer time to 2kb 33.3ms 4.5 mhz 1ms s/w patch alternate reg. overlay data f f l a s h p a r t i t i o n i n g f i x e d s i z e o v e r l a y s - r l e 1 2 b y t e h e a d e r r l e e n c o d e d d a t a 2 k b y t e f i x e d s i z e o v e r l a y s - r l e fixed-size overlays C rle fixed-size overlays C rle flash partitioning overlay data software patch 12-byte header rle encoded data 2kb lens shading correction parameter alternate register setting
asx340cs_ds rev. f pub. 6/15 en 43 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor overlay adjustment overlay adjustment to ensure a correct position of the overlay to compensate for assembly deviation, the overlay can be adjusted with assistance from the overlay statistics engine: ? the overlay statistics engine supports a windowed 8-bin luma histogram, either row- wise (vertical) or column-wise (horizontal). ? the example calibration statistics can be used to perform an automatic successive- approximation search of a cross- hair target within the scene. ? on the first frame, the firmware performs a coarse horizontal search, followed by a coarse vertical search in the second frame. ? in subsequent frames, the firmware reduces th e region-of-interest of the search to the histogram bins containing the greatest accumulator values, thereby refining the search. ? the resultant x, y location of the cross-hair target can be used to assign a calibration value of offset selected overlay graphic image positions within the output image. ? the calibration statistics patch also suppo rts a manual mode, which allows the host to access the raw accumulator values directly. figure 25: overlay calibration
asx340cs_ds rev. f pub. 6/15 en 44 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor overlay character generator the position of the target will be used to determine the calibration value that shifts the x,y position of adjustable overlay graphics. the overlay calibration is intended to be applied on a device by device basis ?in system,? which means after the camera has been in stalled. on semiconductor provides basic programming scripts that may reside in the sp i flash memory to assist in this effort. overlay character generator in addition to the four overlay layers, a fift h layer exists for a character generator overlay string. there are a total of: ? 16 alphanumeric characters available ? 22 characters maximum per line ? 16 x 32 pixels with 1-bit color depth any update to the character generator string requires the string to be passed in its entirety with the host command. character strings have their own control properties aside from the overlay bitmap properties. figure 26: internal block diagram overlay overlay layer0 layer1 layer2 layer3 bt656 number generator bt656 timing control user registers data bus dma/cpu register bus rom
asx340cs_ds rev. f pub. 6/15 en 45 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor overlay character generator character generator the character generator can be seen as the fifth top layer, but instead of getting the source from rle data in the memory buffers, it has a predefined 16 characters stored in rom. all the characters are 1-bit depth color and are sharing the same ycbcr look up table. figure 27: example of character descriptor 0 stored in rom it can show a row of up to 22 characters of 16 x 32 pixels resolution (32 x 32 pixels when blended with the bt 656 data). rom 151413121110 9 8 7 6 5 4 3 2 1 0 0x00 0000000000000000 0x02 0000000000000000 0x04 0000001111000000 0x06 0000011111100000 0x08 0000111111110000 0x0a 0001111001111000 0x0c 0001110000111100 0x0e 0011110000011100 0x10 0011100000011100 0x12 0011100000011110 0x14 0111100000001110 0x16 0111000000001110 0x18 0111000000001110 0x1a 0111000000001110 0x1c 0111000000001110 0x1e 0111000000001110 0x20 0111000000001110 0x22 0111000000001110 0x24 0111000000001110 0x26 0111000000001110 0x28 0011100000001110 0x2a 0011100000011110 0x2c 0011100000011100 0x2e 0011110000011100 0x30 0001110000111000 0x32 0001111001111000 0x34 0000111111110000 0x36 0000011111100000 0x38 0000001111000000 0x3a 0000000000000000 0x3c 0000000000000000 0x3e 0000000000000000 ?
asx340cs_ds rev. f pub. 6/15 en 46 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor overlay character generator character generator details table 21 shows the characters that can be generated. it is the responsibility of the user to set up proper values in the character positioning to fit them in the same row (that is one of the reasons that 22 is the maximum number of characters). note: no error is generated if the character row overruns the horizontal or vertical limits of the frame. full character set for overlay figure 28 shows all of the characters that can be generated by theasx340cs. figure 28: full character set for overlay table 21: character generator details item quantity description 16-bit character 22 coder for one of these characters: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, /, (space), :, C, (comma), (period) 1 bpp color 1 depth of the bit map is 1 bpp 0x0 0x4 0x 8 0xc 0x 1 0x5 0x9 0x2 0x3 0x6 0x7 0xa 0x b 0xd 0xe 0xf
asx340cs_ds rev. f pub. 6/15 en 47 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor modes and timing modes and timing this section provides an overview of the typical usage modes and related timing infor- mation for the asx340cs. composite video output the external pin d out _lsb0 can be used to configure the device for default ntsc or pal operation (auto-config mode). this and othe r video configuration settings are available as register settings accessible through the serial interface. ntsc both differential and single-e nded connections of the full ntsc format are supported. the differential connection that uses two output lines is used for low noise or long distance applications. the single-ended connection is used for pcb tracks and screened cable where noise is not a concern. the ntsc format has three black lines at the bottom of each image for padding (which most lcds do not display). pal the pal format is supported with 576 active image rows. single-ended and differential composite output the composite output can be operated in a si ngle-ended or differential mode by simply changing the external resistor configuration. refer to the developer guide for configura- tion options. parallel output (d out ) the d out [7:0] port supports both progressive and interlaced mode. progressive mode (with fv and lv signal) include raw bayer(8 or 10 bit), ycbcr, rgb. interlaced mode is ccir656 compliant. figure 29 shows the data that is output on the parallel port for ccir656. both ntsc and pal formats are displayed. the blue values in figure 29 represent ntsc (525/60). the red values represent pal (625/50). figure 29: ccir656 8-bit parallel interface format for 525/60 (625/50) video systems f f 0 0 0 0 x y 8 0 1 0 8 0 1 0 8 0 1 0 f f 0 0 0 0 x y c b y c r y c b y c r y c r y f f 4 4 268 280 4 4 1440 1440 1716 1728 eav code blanking sav code co - sited _ co - sited _ start of digital line start of digital active line next line digital video stream
asx340cs_ds rev. f pub. 6/15 en 48 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor modes and timing figure 30 on page 42 shows detailed vertical blanking information for ntsc timing. see table 22 on page 42 for data on field, ve rtical blanking, eav, and sav states. figure 30: typical ccir656 vertical bl anking intervals for 525/60 video system figure 31 shows detailed vertical blanking information for pal timing. see table 23 on page 43 for data on field, vertic al blanking, eav, and sav states. table 22: field, vertical blanking, eav, and sav states 525/60 video system line number f v h (eav) h (sav) 1C3 1110 4C9 0110 20C2630010 264C2650110 266C2821110 283C5251010 b l an ki ng fiel d 1 active vi d eo b l an ki ng fiel d 2 active vi d eo li n e 4 266 fiel d 1 (f = 0) o dd fiel d 2 (f = 1 ) eve n eav sav li n e 1 (v = 1 ) li n e 20 (v = 0) li n e 26 4 (v = 1 ) li n e 2 83 (v = 0) li n e 525 (v = 0) h = 1 h = 0
asx340cs_ds rev. f pub. 6/15 en 49 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor modes and timing figure 31: typical ccir656 vertical bl anking intervals for 625/50 video system table 23: field, vertical blanking, eav, and sav states for 625/50 video system line number f v h (eav) h (sav) 1C22 0 1 1 0 23C310 0 0 1 0 311C312 0 1 1 0 313C335 1 1 1 0 336C623 1 0 1 0 624C625 1 1 1 0 b l an ki ng fiel d 1 active vi d eo b l an ki ng fiel d 2 active vi d eo fiel d 1 (f = 0) o dd fiel d 2 (f = 1 ) eve n h = 1 eav h = 0 sav b l an ki ng li n e 1 (v = 1 ) li n e 2 3 (v = 0) li n e 311 (v = 1 ) li n e 33 6 (v = 0) li n e 625 (v = 1 ) li n e 62 4 (v = 1 )
asx340cs_ds rev. f pub. 6/15 en 50 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor modes and timing reset and clocks reset power-up reset is asserted or de-asserted with the reset_bar pin, which is active low. in the reset state, all control registers are set to default values. see ?device configura- tion? on page 21 for more details on auto, host, and flash configurations. soft reset is asserted or de-asserted by the two-wire serial interf ace program. in soft- reset mode, the two-wire serial interface and the register bus are still running. all control registers are reset using default values. clocks the asx340cs has two primary clocks: ? a master clock coming from the extclk signal. ? in default mode, a pixel clock (pixclk) ru nning at 2 * extclk. in raw bayer bypass mode, pixclk runs at the same frequency as extclk. when the asx340cs operates in sensor st and-alone mode, the image flow pipeline clocks can be shut off to conserve power. the sensor core is a master in the system. the sensor core frame rate defines the overall image flow pipeline frame rate. horizontal bl anking and vertical blanking are influenced by the sensor configuration, and are also a fu nction of certain imag e flow pipeline func- tions. the relationship of the primar y clocks is depicted in figure 32. the image flow pipeline typically generates up to 16 bits per pixel?for example, ycbcr or 565rgb?but has only an 8-bit port through which to communicate this pixel data. to generate ntsc or pal format images, the sensor core requires a 27 mhz clock. figure 32: primary clock relationships 10 bits/pixel 1 pixel/clock 16 bits/pixel 1 pixel/clock 16 bits/pixel (typ) 0.5 pixel/clock colorpipe output interface sensor pixel clock sensor master clock extclk sensor core
asx340cs_ds rev. f pub. 6/15 en 51 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor modes and timing floating inputs the following asx340cs pins cannot be floated: ?s data ?this pin is bidirectional and should not be floated ? frame_sync ?trst_n ?s clk ?s addr ?atest1 ?atest2 output data ordering note: pixclk is 54 mhz wh en extclk is 27 mhz. note: pixclk is 27 mhz wh en extclk is 27 mhz. table 24: output data ordering in d out rgb mode mode (swap disabled) byte d7 d6 d5 d4 d3 d2 d1 d0 565rgb first r7r6r5r4r3g7g6g5 second g4 g3 g2 b7 b6 b5 b4 b3 555rgb first 0 r7 r6 r5 r4 r3 g7 g6 second g5 g4 g3 b7 b6 b5 b4 b3 444xrgb first r7r6r5r4g7g6g5g4 second b7 b6 b5 b4 0 0 0 0 x444rgb first 0000r7r6r5r4 second g7 g6 g5 g4 b7 b6 b5 b4 table 25: output data ordering in sensor stand-alone mode mode d7 d6 d5 d4 d3 d2 d1 d0 d out _lsb1 d out _lsb0 10-bit output b9 b8 b7 b6 b5 b4 b3 b2 b1 b0
asx340cs_ds rev. f pub. 6/15 en 52 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor modes and timing i/o circuitry figure 33 illustrates typical circuitry used for each input, output, or i/o pad. figure 33: typical i/o equivalent circuits note: all i/o circuitry shown above is for reference only. the actual implementation may be different. v dd _io receiver input pad pad gnd v dd _io receiver spi_sdi and reset_bar input pad pad gnd receiver gnd v dd _io pad i/o pad slew rate control v dd _io receiver sclk and xtal_in input pad pad gnd gnd xtal output pad pad v dd _io
asx340cs_ds rev. f pub. 6/15 en 53 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor modes and timing figure 34: ntsc block note: all i/o circuitry shown above is for reference only. the actual implementation may be different. figure 35: serial interface pad v dd_ dac gnd pad pad esd esd dac_ref esd dac_pos dac_neg ntsc block resistor 4.7k /2.35k
asx340cs_ds rev. f pub. 6/15 en 54 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor modes and timing i/o timing digital output by default, the asx340cs launches pixel data , fv, and lv synchronously with the falling edge of pixclk. the expectation is that the user captures data, fv, and lv using the rising edge of pixclk. the timing diagram is shown in figure 36. as an option, the polarity of the pixclk ca n be inverted from the default by program- ming r0x0016[14]. figure 36: digital output i/o timing note: pixclk can be inverted from the default by programming r0x0016[14]. table 26: parallel digital output i/o timing f extclk = 27 mhz; v dd = 1.8v; v dd _io = 2.8v; v aa = 2.8v; v aa _pix = 2.8v; v dd _pll = 2.8v; v dd _dac = 2.8v; default slew rate signal parameter conditions min typ max unit extclk f extclk max 100 ppm 6 27 54 mhz t extclk_period 18.52 37 166.67 ns duty cycle 45 50 55 % pixclk 1 f pixclk 6 27 54 mhz t pixclk_period 18.52 37.04 166.67 ns duty cycle 45 50 55 % data[7:0] t pixclkf_dout 1.55 C 1.9 ns t dout_su 18 C 20 ns t dout_ho 18 C 20 ns fv/lv t pixclkf_fvlv 1.6 C 3.05 ns t fvlv_su 15 C 16 ns t fvlv_ho 20 C 21 ns ext clk pixclk d out [7 :0] fram e_valid line_valid t pixclkf_dout t pixclkf_fvlv input output output output t fv lv_su t fv lv_ho t dout_ho t dout_su t extclk_period
asx340cs_ds rev. f pub. 6/15 en 55 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor modes and timing slew rate figure 37: slew rate timing table 27: slew rate for pixclk and d out f extclk = 27 mhz; v dd = 1.8v; v dd _io = 2.8v; v aa = 2.8v; v ?? _pix = 2.8v; v dd _pll = 2.8v; v dd _dac = 2.8v; t = 25c; c load = 40 pf pixclk d out [7:0] unit r0x30 [10:8] typical rise time typical fall time r0x30 [2:0] typical rise time typical fall time 000 na na 000 15.0 13.5 ns 001 na na 001 9.0 8.5 ns 010 7.0 6.9 010 6.8 6.0 ns 011 5.2 5.0 011 5.2 4.8 ns 100 4.0 3.8 100 3.8 3.5 ns 101 3.0 2.8 101 3.3 3.3 ns 110 2.4 2.2 110 3.0 3.0 ns 111 1.9 1.7 111 2.8 2.8 ns 90% 10% t rise t fa ll pixclk d out t rise t fa ll 90% 10%
asx340cs_ds rev. f pub. 6/15 en 56 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor modes and timing configuration timing during start-up, the dout_lsb0, lv and fv ar e sampled. setup and hold timing for the reset_bar signal with respect to d out _lsb0, lv, and fv are shown in figure 38 and table 28. these signals are sampled once by the on-chip firmware, which yields a long t hold time. figure 38: configuration timing table 28: configuration timing signal parameter min typ max unit d out _lsb0, frame_valid, line_valid t setup 0 ? s t hold 50 ? s t setup t hold valid data reset_bar d out _lsb0 frame_valid line_valid
asx340cs_ds rev. f pub. 6/15 en 57 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor modes and timing figure 39: power up sequence notes: 1. reset_bar may not exceed v dd _io + 0.3v. 2. the 2.8v plane (v aa , vaa_pix, v dd _pll, v dd _dac, v dd _io) must remain at a higher voltage than the 1.8v core voltage at all times. notes: 1. xtal settling time is component-dependent (xtal, oscillator, and so on) and usually takes about 10ms ~100ms. 2. hard reset time is the minimum time required after power rails are settled. ten clock cycles are required for the sensor itself, assuming all power rails are settled. in a circuit where hard reset is performed by the rc circuit, then the rc time must include the all power rail settle time and xtal. table 29: power up sequence definition symbol minimum typical maximum unit v dd _pll to v aa /v aa _pix t0 0 C C ? s v aa /v aa _pix to v dd _io t1 0 C C ? s v dd _io to v dd t2 0 C C ? s xtal settle time tx C 30 1 Cms hard reset t3 10 2 CCclock cycle internal initialization t4 50 C C ms v dd (1.8) v aa _pix v aa (2.8) v dd _pll v dd _dac (2.8) extclk reset_bar v dd _io (2.8) t3 t4 t5 t0 t1 hard reset internal (ntsc/pal) initialization patch config spi or host streaming t2 tx
asx340cs_ds rev. f pub. 6/15 en 58 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor modes and timing figure 40: power down sequence (1) t3 is required between power down and next power up time, all decoupling caps from regulators must completely discharged before next power up. figure 41: frame_sync to frame_valid/line_valid table 30: power down sequence definition symbol minimum typical maximum unit v dd to v dd _io t0 0CC ? s v dd _io to v aa /v aa _pix t10CC ? s v aa /v aa _pix to v dd _pll/dac t20CC ? s power down until next power up time t3 100 1 CCms table 31: frame_sync to frame_valid/line_valid parameters parameter name conditions min typ max unit frame_sync to fv/lv t frmsync_fvh auto config mode 1.21 C C ms t frame_sync t framesync 30 ms v dd (1.8) v aa _pix v aa (2.8) v dd _pll v dd _dac (2.8) extclk v dd _io (2.8) t3 t0 t2 t1 power down until next power up cycle frame_sync frame_valid line_valid t frame_sync t frmsynh_fvh
asx340cs_ds rev. f pub. 6/15 en 59 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor modes and timing figure 42: reset to spi access delay figure 43: reset to serial access delay figure 44: reset to ae/awb image table 32: reset_bar delay parameters parameter name condition min typ max unit power up delay 2.8v to 1.8v 0.1 C C ms reset_bar high to spi_cs_n low trsth_csl 18 C C ms reset_bar high to s data low trsth_sdatal 1.8 C C ms reset_bar high to frame_valid trsth_fvl 235 C C ms reset_bar high to first overlay trsth_ovl 235 C C ms reset_bar high to ae/awb settled trsth_aeawb C 400 C ms r eset_bar t rsth_csl spi_cs_n reset_bar s data t rsth _ sdatal first frame overlay from flash reset_bar video t rsth_fvl t rsth_ovl t rsth_aeawb ae/awb settled
asx340cs_ds rev. f pub. 6/15 en 60 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor electrical specifications electrical specifications figure 45: spi output timing table 33: spi data setup and hold timing parameter description min typ max units f spi_sclk spi_sclk frequency 1.6875 4.5 18 mhz t su setup time C C 110 ns t sclk_sdo hold time 110 ns t cs_sclk delay from falling edge of spi_cs_ n to rising edge of spi_sclk C 230 C ns t su spi_cs_n spi_sclk spi_sdi spi_sdo t cs_sclk t sclk_sdo
asx340cs_ds rev. f pub. 6/15 en 61 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor electrical specifications caution stresses greater than those listed in table 34 may cause permanent damage to the device. this is a stress rating only, and functional ope ration of the device at these or any other con- ditions above those indicated in the operational sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect reliabil- ity. notes: 1. v aa and v aa _pix must all be at the same potential to avoid excessive current draw. care must be taken to avoid excessive noise injection in the anal og supplies if all three supplies are tied together. 2. the imager operates in this temperature rang e, but image quality may degrade if it operates beyond the functional operating temperature range. table 34: absolute maximum ratings symbol parameter rating unit min max v dd digital power (1.8v) -0.3 2.4 v v dd _io i/o power (2.8v) -0.3 4 v v aa v aa analog power (2.8v) -0.3 4 v v aa _pix pixel array power (2.8v) -0.3 4 v v dd _pll pll power (2.8v) -0.3 4 v v dd _dac dac power (2.8v) -0.3 4 v v in dc input voltage -0.3 v dd _io+0.3 v v out dc output voltage -0.3 v dd _io+0.3 v t stg storage temperature -50 150 c table 35: electrical characteristics and operating conditions parameter 1 condition min typ max unit core digital voltage (v dd ) C 1.70 1.8 1.95 v io digital voltage (v dd _io) C 2.66 2.8 2.94 v video dac voltage (v dd _dac) C 2.66 2.8 2.94 v pll voltage (v dd _pll) C 2.66 2.8 2.94 v analog voltage (v aa ) C 2.66 2.8 2.94 v pixel supply voltage (v aa _ pix) C 2.66 2.8 2.94 v leakage current extclk: high or low 10 ? a imager operating temperature 2 CC30 +70c storage temperature C C50 +150 c
asx340cs_ds rev. f pub. 6/15 en 62 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor electrical specifications table 36: video dac electrical characteristicsCsingle-ended mode f extclk = 27 mhz; v dd = 1.8v; v dd _io = 2.8v; v aa = 2.8v; v aa _pix = 2.8v; v dd _pll = 2.8v; v dd _dac = 2.8v parameter condition min typ max unit resolution C 10 - bits dnl C 0.2 0.4 bits inl C 0.7 3.5 bits output local load output pad (dac_pos) C 75 - ? unused output (dac_neg) C 0 - ? output voltage single-ended mode, code 000h C .02 - v single-ended mode, code 3ffh C 1.30 - v output current single-ended mode, code 000h C 0.26 - ma single-ended mode, code 3ffh C 17.33 - ma supply current estimate C - 25.0 ma dac_ref dac reference C 1.15 +/-0.2 - v r dac_ref dac reference C 4.7 - k ? table 37: video dac electrical characteristicsCdifferential mode f extclk = 27 mhz; v dd = 1.8v; v dd _io = 2.8v; v aa = 2.8v; v aa _pix = 2.8v; v dd _pll = 2.8v; v dd _dac = 2.8v parameter condition min typ max unit dnl C 0.2 0.25 bits inl C 0.8 2.5 bits output local load differential mode per pad (dac_pos and dac_neg) C 37.5 C ? output voltage differential mode, code 000h, pad dacp C .02 C v differential mode, code 000h, pad dacn C 1.30 C v differential mode, code 3ffh, pad dacp C 1.30 C v differential mode, code 3ffh, pad dacn C .02 C v output current differential mode, code 000h, pad dacp C .53 C ma differential mode, code 000h, pad dacn C 34.7 C ma differential mode, code 3ffh, pad dacp C 34.7 C ma differential mode, code 3ffh, pad dacn C .53 C ma differential output, midlevel C0.65Cv supply current estimate C C 50 ma dac_ref dac reference C 1.15 +/-0.2 v r dac_ref dac reference 2.35 k ?
asx340cs_ds rev. f pub. 6/15 en 63 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor electrical specifications notes: 1. all inputs are protected and may be active when all supplies (2.8v and 1.8v) are turned off. table 38: digital i/o parameters t a = ambient = 25c; all supplies at 2.8v signal parameter definitions condition min typ max unit all outputs load capacitance 5 C 30 pf v oh output high voltage 2.5 v dd _io C v v ol output low voltage C0.3 C 0.4 v i oh output high current v dd _io = 2.8v, v oh = 2.5v CC 8ma i ol output low current v dd _io = 2.8v, v oh =0.4v CC 8ma all inputs v ih input high voltage 0.7 * v dd _io C v dd _io + 0.3 v v il input low voltage C0.3 C 0.3 * v dd _io v i in input leakage current C2 C 2 ? a signal cap input signal capacitance C3.5 Cpf
asx340cs_ds rev. f pub. 6/15 en 64 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor electrical specifications power consumption, operating mode analog output uses single-ended mode: dac_pos = 75 ? , dac_neg = open, parallel output is disabled. analog output is disabled; parallel output is enabled. table 39: power consumption C condition 1 f extclk = 27 mhz; v dd = 1.8v; v dd _io = 2.8v; v aa =2.8v;v aa _pix=2.8v; v dd _pll = 2.8v; v dd _dac = 2.8v power plane supply condition 1 typ power max power unit v dd 1.8 55 65 mw v dd _io 2.8 parallel off 5 10 mw v aa 2.8 95 112 mw vaa_pix 2.8 2.5 5 mw v dd _dac 2.8 single 75 ? 65 70 mw v dd _pll 2.8 20 25 mw total 242.5 287 mw table 40: power consumption C condition 2 f extclk = 27 mhz; v dd = 1.8v; v dd _io = 2.8v; v aa =2.8v;v aa _pix=2.8v; v dd _pll = 2.8v; v dd _dac = 2.8v power plane supply condition 2 typ power max power unit v dd 1.8 55 65 mw v dd _io 2.8 parallel on 30 50 mw v aa 2.8 95 112 mw vaa_pix 2.8 2.5 5 mw v dd _dac 2.8 vdac off 2 5 mw v dd _pll 2.8 20 25 mw total 204.5 262 mw
asx340cs_ds rev. f pub. 6/15 en 65 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor electrical specifications ntsc signal parameters notes: 1. black and white levels are referenced to the blanking level. 2. ntsc convention standardized by the ire (1 ire = 7.14mv). 3. encoder contrast setting r0x011 = r0x001 = 0. 4. dac ref=2.8k ? , load = 37.5 ?? table 41: ntsc signal parameters f extclk = 27 mhz; v dd = 1.8v; v dd _io = 2.8v; v aa = 2.8v; v aa _pix = 2.8v; v dd _pll = 2.8v; v dd _dac = 2.8v parameter conditions min typ max units notes line frequency 15734.25 15734.27 15734.28 hz field frequency 59.94 59.94 59.94 hz sync rise time 148 148 148 ns sync fall time 148 148 148 ns sync width 4.74 4.74 4.74 ? s sync level 38 39.9 42 ire 2, 4 burst level 38 39.7 42 ire 2, 4 sync to setup (with pedestal off) 9.44 9.44 9.44 ? s sync to burst start 5.33 5.33 5.33 ? s front porch 1.33 1.33 1.33 ? s black level 6.5 7.5 8.5 ire 1, 2, 4 white level 90 100 110 ire 1, 2, 3, 4
asx340cs_ds rev. f pub. 6/15 en 66 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor electrical specifications figure 46: video timing table 42: video timing signal ntsc 27 mhz pal 27 mhz units a h period 1716 1728 clocks b hsync to burst 144 153 clocks c burst 63 66 clocks d hsync to signal 255 279 clocks e video signal 1423 1413 clocks f front 36 39 clocks g hsync period 128 128 clocks h sync rising/falling edge 4 4 clocks j back overscan (bos) 9 14 clocks k front overscan (fos) 8 13 clocks h f a h de b c g j k
asx340cs_ds rev. f pub. 6/15 en 67 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor electrical specifications figure 47: equivalent pulse table 43: equivalent pulse signal ntsc 27 mhz pal 27 mhz units ih/2 period 858864clocks j pulse width 64 64 clocks k pulse rising/falling edge 4 4 clocks l signal to pulse 38 41 clocks l j i k k
asx340cs_ds rev. f pub. 6/15 en 68 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor electrical specifications figure 48: v pulse table 44: v pulse signal ntsc 27 mhz pal 27 mhz units m h/2 period 858 864 clocks n pulse width 730 736 clocks o v pulse interval 128 128 clocks p pulse rising/falling edge 4 4 clocks n m o p p
asx340cs_ds rev. f pub. 6/15 en 69 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor electrical specifications two-wire serial bus timing figure 49 and table 45 describe the timi ng for the two-wire serial interface. figure 49: two-wire serial bus timing parameters notes: 1. this table is based on i 2 c standard (v2.1 january 2000). philips semiconductor. 2. two-wire control is i 2 c-compatible. 3. all values referred to v ihmin = 0.9 v dd and v ilmax = 0.1v dd levels. sensor exclk = 27 mhz. 4. a device must internally provide a hold time of at least 300 ns for the s data signal to bridge the undefined region of the falling edge of s clk . 5. the maximum t hd;dat has only to be met if the device does not stretch the low period (t low ) of the s clk signal. 6. a fast-mode i 2 c-bus device can be used in a standard-mode i 2 c-bus system, but the requirement t su;dat 250 ns must then be met. this will automati cally be the case if the device does not stretch the low period of the s clk signal. if such a device does stretch the low period of the s clk signal, it table 45: two-wire serial bus characteristics f extclk = 27 mhz; v dd = 1.8v; v dd _io = 2.8v; v aa = 2.8v; v aa _pix = 2.8v; v dd _pll = 2.8v; v dd _dac = 2.8v; t a = 25c parameter symbol standard-mode fast-mode unit min max min max s clk clock frequency f scl 0100 0 400khz hold time (repeated) start condition. after this period, the first clock pulse is generated t hd;sta 4.0 - 0.6 - ? s low period of the s clk clock t low 4.7 - 1.3 - ? s high period of the s clk clock t high 4.0 - 0.6 - ? s set-up time for a repeated start condition t su;sta 4.7 - 0.6 - ? s data hold time t hd;dat 0 4 3.45 5 0 6 0.9 5 ? s data set-up time t su;dat 250 - 100 6 - ns rise time of both s data and s clk signals t r - 1000 20 + 0.1cb 7 300 ns fall time of both s data and s clk signals t f - 300 20 + 0.1cb 7 300 ns set-up time for stop condition t su;sto 4.0 - 0.6 - ? s bus free time between a stop and start condition t buf 4.7 - 1.3 - ? s capacitive load for each bus line c b - 400 - 400 pf serial interface input pin capacitance c in_si - 3.3 - 3.3 pf s data max load capacitance c load_sd - 30 - 30 pf s data pull-up resistor r sd 1.5 4.7 1.5 4.7 k ? s sr t su;sto t su;sta t hd;sta t high t low t su;dat t hd;dat t f s data s clk p s t buf t r t f t r t hd;sta
asx340cs_ds rev. f pub. 6/15 en 70 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor electrical specifications must output the next data bit to the s data line t r max + t su;dat = 1000 + 250 = 1250 ns (according to the standard-mode i 2 c-bus specification) before the s clk line is released. 7. cb = total capacitance of one bus line in pf.
asx340cs_ds rev. f pub. 6/15 en 71 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor spectral characteristics spectral characteristics figure 50: quantum efficiency 0 10 20 30 40 50 60 350 450 550 650 750 850 950 1050 1150 quantum efficiency (%) wavelength (nm) red greenr greenb blue
asx340cs_ds rev. f pub. 6/15 en 72 ?semiconductor components industries, llc, 2015 asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor package and die dimensions package and die dimensions figure 51: 63-ball ibga package outline drawing
asx340cs_ds rev. f pub. 6/15 en 73 ?semiconductor components industries, llc, 2015. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor revision history revision history rev. f . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6/1/15 ? updated ?ordering information? on page 3 rev. e . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5/29/15 ? updated to on semiconductor template ? removed confidential marking ? updated ?ordering information? on page 3 rev. d. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9/24/12 ? updated table 38, ?electrical characteristics and operating conditions,? on page 62 ? updated table 39, ?video dac electrical characteristics?single-ended mode,? on page 63 ? updated table 44, ?ntsc signal parameters,? on page 66 ? updated table 45, ?video timing: specific ation from rec. itu-r bt.470,? on page 67 ? updated figure 47: ?equalizing pulse,? on page 68 ? updated table 46, ?equalizing pulse: sp ecification from rec. itu-r bt.470,? on ? page 68 ? updated table 47, ?v pulse: specification from rec. itu-r bt.470,? on page 69 rev. c . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6/27/11 ? updated figure 49: ?two-wire serial bus timing parameters,? on page 70 ? updated table 41, ?digital i/o parameters,? on page 64 ? updated table 48, ?two-wire serial bus characteristics,? on page 70 rev. b . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4/23/12 ? updated to production ? updated table 1, ?key parameters,? on page 1 and table 2, ?key parameters ?(continued),? on page 2 ? updated ?system block diagram? on page 9 ? updated table 4, ?pin descriptions,? on page 11 ? updated table 6: ?reset/default state of interfaces,? on page 13 ? updated ?pixel array structure? on page 15 ? updated ?fov stretch support? on page 25 ? updated ?system configuration and usage modes? on page 25 ? updated ?power sequence? on page 29 ? updated figure 14: ?power-up sequence ? configuration options flow chart,? on page 29 ? updated ?supported nvm devices? on page 30 ? deleted ?supported spi commands?on page 30 ? updated ?single-ended and differen tial composite output? on page 48 ? updated table 29, ?parallel digital output i/o timing,? on page 55 ? updated table 30, ?slew rate for pixclk and dout,? on page 56 ? updated table 32, ?power up sequence,? on page 58 ? updated table 33, ?power down sequence,? on page 59 ? updated table 34, ?frame_sync to frame_valid/line_valid parameters,? on ? page 59 ? updated table 38, ?electrical characteristics and operating conditions,? on page 62
on semiconductor and the on logo are registered trademarks of semiconductor components industries, llc (scillc) or its subsidia ries in the united states and/or other countries. scillc owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. a listing of scillcs pr oduct/patent coverage may be accessed at www.onsemi.com/site/pdf/ patent-marking.pdf. scillc reserves the right to make changes without further noti ce to any products herein. scillc makes no warranty, representat ion or guarantee regarding the suitability of its products for any particular purpose, nor does scillc assume any liability arising out of the application or use of any product or circuit, and specifically disclaim s any and all liability, including without limitation special, consequential or incidental damages. typical parameters which may be provided in scillc data shee ts and/or specifications can and do vary in different applications and actual performance may vary over time. all operating parameters, including typicals must be validated for each customer a pplication by customers technical experts. scillc does not convey any license under its patent rights nor the rights of others. sc illc products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in whic h the failure of the scillc prod uct could create a situation where personal injury or death may occur. should buyer purchase or use scillc products for any such uninte nded or unauthorized applicatio n, buyer shall indemnify and hol d scillc and its officers, employ ees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly o r indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that scillc was negligent regarding the design or manufacture of the part. scillc is an equal opportunity/affirmative action employer. this literature is subject to a ll applicable copyright laws and is not for resale in any manner. asx340cs: 1/4-inch color cmos ntsc/pal digital image sensor revision history asx340cs_ds rev. f pub. 6/15 en 74 ?semiconductor components industries, llc, 2015 . ? added ?spectral characteristics? on page 71 ? updated figure 51: ?63-ball ibga package outline drawing,? on page 72 rev. a . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1/6/12 ?initial release

▲Up To Search▲

Price & Availability of ASX340CS2C00SPED0-DRBR

	To Download ASX340CS2C00SPED0-DRBR Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .